This paper discusses a threshold voltage model for novel device structure: gate electrode work function engineered recessed channel (GEWE-RC) nanoscale MOSFET, which combines the advantages of both RC and GEWE structures. In part I, the model accurately predicts (a) surface potential, (b) threshold voltage and (c) sub-threshold slope for single material gate recessed channel (SMG-RC) and GEWE-RC structures. Part II focuses on the development of compact analytical drain current model taking into account the transition regimes from sub-threshold to saturation. Furthermore, the drain conductance evaluation has also been obtained, reflecting relevance of the proposed device for analogue design. The analysis takes into account the effect of gate length and groove depth in order to develop a compact model suitable for device design. The analytical results predicted by the model confirm well with the simulated results. Results in part I also provide valuable design insights in the performance of nanoscale GEWE-RC MOSFET with optimum threshold voltage and negative junction depth (NJD), and hence serves as a tool to optimize important device and technological parameters for 40 nm technology.
Introduction
Improvement in circuit performance and packing density has been envisioned as an excellent outcome of device miniaturization. Device integration and VLSI fabrication technology is progressing rapidly and thus, penetrating into sub-50 nm era paving way to various critical issues such as short channel effects (SCEs), punchthrough current, threshold voltage roll-off, DIBL, carrier mobility degradation, etc resulting in device degradation. With short-channel devices, the reliability margins have also been cut down significantly [1] . Although some device and process designers have 3 Author to whom any correspondence should be addressed.
predicted that the evolution of semiconductor technology to smaller dimensions will slow down as the feature size hit the 0.1 μm mark, the developments in fact have been speeding up recently. The International Technology Roadmap for Semiconductors (ITRS) [2] recently revised its projection for the 2008 technology node from 100 nm (ITRS 2003) to 57 nm (ITRS 2006 (ITRS , 2007 , and the targeted gate length for MOSFETs in high-performance logic circuits for 2008 from 45 nm (ITRS 2003) to 22 nm (ITRS 2007) . Continuous MOSFET scaling and simultaneous increase of chip size led to more and more complex integrated logic circuits with enhanced speed and performance. Scaling theory [3] gives us a recipe for increasing transistor performance; however, within the possibilities of technology, it is becoming increasingly difficult to meet transistor performance gains with reasonable device leakage. Particularly, the high electric field near the drain becomes more crucial and poses a limit on device operation, notably by a large gate current, substrate current and a substantial threshold voltage shift [4] . Efforts have been made to model the device degradation due to hot electron generation [5] [6] [7] . Recessed channel MOSFET is considered as a capable candidate for suppressing SCEs and improving the hot carrier immunity, and thus the device reliability [8] [9] [10] [11] [12] [13] [14] [15] . These structures with shallow or negative junctions can be fabricated without any increase in series resistance, and hence may prove to be very useful in future CMOS ULSI circuits. In the recessed channel MOSFETs, since the drain and source regions are separated from one another through a Groove, the extension of the drain electric field towards the channel region is restrained [12] [13] [14] . In this structure, two potential barriers are formed at the corners, referred to as the 'corner effect', due to high density of electric field lines at the corners, which leads to SCEs immunity. Further, as the negative junction depth (NJD) increases (or the source/drain junction depth decreases), the potential barriers augment causing the degradation of drain current and threshold voltage. Recessed channel MOSFET, however, in conjunction with the structure incorporating gate electrode work function engineering such as dual material gate architecture [16] [17] [18] [19] , as shown in figure 1 , enhances the drain current characteristics, average carrier velocity and suppresses SCEs [19] , thereby proving superior to the SMG-RC MOSFET. With GEWE architecture, the step potential profile, due to different work functions of two metal gates, ensures reduction of SCEs and screening of the channel region under metal 1 from drain potential variations. Thus, the average electric field in the channel is enhanced, improving the electron velocity near the source and hence the carrier transport efficiency [19] . Further, the GEWE-RC MOSFET design exhibits superior distortion and linearity behaviour [20] in comparison with RC MOSFET, imperative for low-noise applications and RFICs design, in terms of figure-of-merit (FOM) metrics: V I P 2 , V I P 3 , IIP3, IMD3 and higher order transconductance coefficients: gm1, gm2, gm3. Various fabrication techniques of grooved gate/recessed channel MOSFETs have been reported in the literature [8, 9, 11, 15] . Devices with gate lengths down to 96 nm have also been demonstrated with grooved gates [21] . Although GEWE-RC MOSFET has not yet been fabricated, its fabrication may not pose any difficulty since several integration schemes (for dual material gate with bulk) have already been suggested in past such as tilt angle evaporation metal gate deposition [16] , metal interdiffusion process [22] , fully silicided metal gate [23] and chemical mechanical polishing [24] . As the CMOS processing technology is maturing and already into the 85 nm regime [25] , fabricating a 50 nm gate length GEWE-RC should not hinder the possibility of achieving the potential benefits and excellent immunity against SCEs that the GEWE-RC MOSFET promises. Thus, to gain an insight into the effectiveness of the GEWE-RC MOSFET design, a twodimensional threshold voltage analytical model, developed by solving the 2D Poisson equation and simulation study, has been carried out in part I. Part II of this paper [26] focuses on the development of compact analytical drain current model taking into account the transition regimes from subthreshold to saturation. Furthermore, the drain conductance evaluation has also been performed, reflecting relevance of the proposed device for analogue design.
Analytical model for surface potential and electric field
A schematic structure of GEWE-RC MOSFET is shown in figure 1 with M 1 and M 2 of lengths L G1 and L G2 , respectively. The source/drain (S/D) regions are rectangular and uniformly doped at 10 20 cm −3 . The channel doping concentration (or substrate doping density), N A , is also uniform. The device characteristics were simulated using the ATLAS device simulator [27] .
Assuming the impurity density in the channel region to be uniform, the potential distribution ζ (x, y) in silicon film in the weak inversion region can be given as
where ε si is the dielectric constant of silicon, q is the electronic charge, t ox is the gate oxide thickness and d is the groove depth. Y D and L EFF are the depletion layer thickness and the effective channel length respectively, which is being defined in appendix A. The potential profile in vertical direction has been assumed to be a simple cubic function which cannot be approximated by a linear or a quadratic function of y [29] [30] [31] , as
where ζ S (x, d + t ox ) is the surface potential and P r (x) (r = 1,2,3) are the arbitrary coefficients. As mentioned by Toyabe et al [29] , the potential distribution in the vertical direction is a concave curve similar to the depletion layer potential distribution in the middle of the channel, while it is convex near the drain when the drain voltage is larger than the gate voltage. Based on this observation, the potential distribution in the vertical direction cannot be approximated by a quadratic function of 'y' near the drain end, and therefore the cubic dependence of potential distribution in the vertical direction has been considered. In SMG-RC MOSFET, the gate is made up of only one material, i.e., M 1 having a work function M1 , but in the GEWE-RC structure, we have two different materials with work functions M1 and M2 , respectively. Thus, the flatband voltages of two gates would be different and are defined in appendix A.In the present analysis, the channel region has been divided into two parts, in which the potential under M 1 and M 2 can be represented as
where figure 1 to obtain the coefficients in (3) and (4) .
where
, is the gate oxide capacitance per unit area, ε ox is the gate oxide permittivity, V SUB is the substrate bias,
and V GS is the applied gate to source voltage. The constants α, β and γ are defined in appendix B.
The surface potentials ζ S1 (x, d + t ox ) and ζ S2 (x, d + t ox ) under regions M 1 and M 2 can be obtained by substituting (5) and (6) into (1) and are obtained as
where m = 1, 2 for regions under M 1 and M 2 , respectively, and λ is the device characteristic length being defined in appendix B,
The various coefficients δ 11 , δ 12 , δ 21 and δ 22 in (8) and (9) are defined in appendix B.
The surface electric field distribution along the channel length can be obtained by differentiating the surface potential given by (7).
Threshold voltage model for GEWE-RC MOSFET
The threshold voltage is taken to be that value of gateto-source voltage at which the minimum surface potential ζ S1 (x min , d + t ox ) equals 2ζ F . With GEWE architecture, due to the existence of metal gates, M 1 and M 2 , with different work functions, the surface potential minima is solely determined by M 1 , i.e. the metal gate with higher work function. Thus, substituting ζ S1 (x min , d + t ox ) = 2ζ F and V GS = V T H into (7), we obtain the expression for threshold voltage as
where x min is the point of minimum surface potential and is evaluated by
that reduces to cosh
The position of minimum surface potential is very important in determining the threshold voltage and sub-threshold slope and/or current of the device.
Sub-threshold slope model
Sub-threshold slope/swing is an important device characteristic parameter in the sub-threshold regime and should be as small as possible for a device to have good turn-on or switching characteristics. S can be expressed in terms of minimum surface potential and is given by [33] ,
Thus, using (7) and (11), the expression for sub-threshold swing is obtained as
where K is a constant defined in appendix B. Table 1 (A) compares the analytically evaluated subthreshold slope expression based on minimum surface potential (equation (14)) with the simulation results. It has been found that the percentage error in 'S' is less than ∼5% between the simulated and analytical results. The subthreshold slope formulative approach may, thus, be used to directly evaluate the sub-threshold slope in circuit applications. Figure 2 shows the surface-potential and electric field profile of GEWE-RC and SMG-RC MOSFETs along the normalized channel position for different gate length ratios (L G1 :L G2 ) keeping the total gate length constant. It is clearly seen that the GEWE-RC structure exhibits a step in the surface potential due to the unique feature of dual material gate architecture. Results reflect that in GEWE-RC MOSFET, the potential drop in the channel near the source side beneath the control gate i.e. M 1 , is screened by the screening gate i.e. M 2 , and thus, any additional potential drop due to drain bias variations is consequently, absorbed in the channel under the screening gate and drain junction region resulting in reduced DIBL as compared to the SMG-RC MOSFET as is clear from table 1(B.). Due to gate electrode work function engineering, the position of minimum surface potential varies from one region (i.e., below the centre of the gate in the SMG-RC design) to another (i.e., under M 1 for the GEWE-RC design) laterally. This minimum potential shift towards the source is 59.2% higher in the GEWE-RC design as compared to SMG-RC and thus, lowers the potential barrier for electrons flow from source to drain, accounting 
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.77 eV, q M2 = 4.10 eV, ds = 74 nm, d = 100 nm. The electric field profile is purely simulated.
for better gate controllability over the channel. Figure 2 also reflects a shift in the position of minimum surface potential towards the source, as L G1 is reduced; thereby shifting the step potential profile towards the source resulting in a further reduction in DIBL. It also depicts the electric field distribution along the channel for different values of gate lengths L G1 and L G2 , keeping the total gate length constant. As L G1 reduces, the peak electric field position moves towards the source, thereby enhancing the carrier transport efficiency and hence the switching speed of the device.
The effect of DIBL on any structure can be explained by change in the position of minimum surface potential (δx min ) with V DS i.e. δx min /δV DS . Figure 3 shows δx min /δV DS (x min at V DS = 0.2 V-x min at V DS = 1.0 V) variation with gate length for SMG-RC and GEWE-RC MOSFET. The results clearly depict that the benefit of dual metal gate, which is mainly associated with the screening of the channel region under gate metal M 1 from drain bias variations, depreciates at lower channel lengths due to the limit in resolution of the potential difference induced by the dual metal gates. But this depreciation in the DIBL effect is significantly lower in the proposed GEWE-RC MOSFET in comparison to its SMG-RC counterpart where the DIBL deterioration is appreciably higher as is clear from figure 3 . Further, figure 3(inset) shows that at gate lengths below 40 nm, say 20 nm, the benefit of dual metal gate starts deteriorating due to poor screening of the channel region under metal gate M 1 from drain bias variations, and thus enhancing the DIBL effect. Figure 4 and its inset explain the impact of groove depth and gate length on minimum surface potential. As the groove depth increases, the minimum surface potential (near the source side) decreases, as is clear from figure 4, thereby increasing the potential barriers seen by the carriers and hence reducing DIBL, as is also reflected from table 1(B). The carrier velocity also, is thus, reduced showing greater hot carrier reliability. Also, as the gate length increases, the minimum surface potential decreases as is evident from the inset, thereby accelerating hot carrier effect immunity. Figure 5 shows the variation of electron velocity with the normalized channel position for GEWE-RC and SMG-RC structures for two different groove depths. High electron velocity near the source manifests itself in the form of improved carrier transport efficiency. It is seen from figure 5 that in the GEWE-RC structure, the electron velocity near the source end is higher and hence a higher drain current is achievable, in comparison to the conventional SMG-RC MOSFET, where the electron velocity near the source end is much less. This electron velocity enhancement is mainly due to electric field peak underneath the M 1 -M 2 interface that improves the average electric field in the channel and hence the average carrier velocity (average electron velocity along the channel for GEWE-RC MOSFET is 1.83 × 10 6 cm s the GEWE-RC structure, electron velocity near the drain end is lower in comparison to the SMG-RC structure. Hence, the GEWE-RC structure is less susceptible to hot electron effects. However, on decreasing the groove depth, the reduction in the corner potential barriers causes the carrier velocity to increase resulting in improved carrier transport efficiency and reduced hot electron effects. Excellent hot carrier effect immunity, exhibited by GEWE-RC, is demonstrated in figure 5 (inset). As is clear from the inset, the electron temperature rise is more prominent and degraded in the SMG-RC structure ( T/ x = 380 K) in comparison to GEWE-RC design ( T/ x = 195 K) while traversing across the channel. Further, increasing the drain bias significantly enhances the temperature rise in the SMG-RC design, thereby adding to the hot carrier effects. The GEWE-RC design, thus, provides excellent hot carrier effect immunity.
It can be clearly observed from figure 6 and its inset that the GEWE-RC structure exhibits a lower threshold voltage in comparison to SMG-RC with only a marginal roll-off at lower gate lengths. This improvement is attributed to the enhanced carrier transport efficiency, thereby improving the on-state driving current and hence lowering the threshold voltage. The impact of groove depth on threshold voltage can be studied from figure 6. Increase in the groove depth increases the device threshold voltage due to the fact that as the groove depth increases, the potential barriers at the corner increase. The carriers, thus, require higher energy to surmount the barrier, thereby raising the threshold voltage. Figure 6 also reflects that scaled devices have lower threshold voltages. The 45 nm and even 32 nm conventional CMOS seem to meet the expected node-to-node performance/power requirements, so far. The work, however, provides valuable design guidelines in the performance of nanoscale GEWE-RC MOSFET with optimum N A , V TH , L G and NJD, and hence serves as a tool to optimize important device and technological parameters for 40 nm technology node and beyond. As mentioned by Chan et al [34] and Ghani et al [35] , the subthreshold slope of a 45 nm CMOS is 85 mV/dec and the I ON /I OFF ratios for NMOS and PMOS are 10 100 and 4000, respectively. These values are approximately of the same order or infact slightly lower as obtained with GEWE-RC MOSFET reflecting an enhanced device switching performance. These results, hence, lead to the motivation for the industry to transition to GEWE-RC devices even when conventional CMOS devices are currently being developed by major semiconductor companies for 45 nm node. Figure 7 shows the effect of gate length and groove depth on gate leakage current in SMG-RC and GEWE-RC MOSFET designs. It is observed that the gate leakage current is higher in GEWE-RC in comparison with SMG-RC due to the lowering of barrier height seen by the electrons at the drain end of the gate which is attributed to the step in the channel potential profile. Thus, the number of electrons tunnelling from the channel through the oxide increase for the GEWE-RC structure. Further, as the gate length and the groove depth are scaled down, the hot electron injected gate current (or the gate leakage current) increases. With reduction in NJD, the shielding provided by the corners is reduced, thereby leading to enhancement in the gate leakage current. The off-state
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1.E-10 current mainly constitutes of the gate leakage current and subthreshold slope acts as a measure of device performance in the off-state (or sub-threshold) in terms of switching. Thus, a higher gate leakage current deteriorates the sub-threshold slope of the device. This gate leakage deterioration, can however, be minimized by varying the ratio of the length of the two gate metals (i.e., L G1 :L G2 ) keeping the total gate length constant as is clear from figure 9 . Reducing L G1 while keeping the total gate length constant reduces gate leakage current in comparison to its SMG counterpart, while increasing L G1 (with L G constant) deteriorates the gate leakage current in comparison to SMG-RC. This is because the shielding caused by the screen gate against V DS variations is enhanced as its length is increased. Thus, the gate leakage current reduces as the L G1 /L G2 ratio decreases from 3 4 to 1 4 . Thus, by proper tuning of the gate length ratio, the gate leakage current can be optimized. Figure 8 explains the impact of groove depth and gate length variation on sub-threshold slope behaviour for GEWE-RC and SMG-RC structures. It is evident from figure 8 that the sub-threshold slope degrades for GEWE-RC as compared to SMG-RC MOSFET. This is due to the inherent gate leakage, as shown in figure 7 , that exists in the GEWE architecture due to the higher potential drop across the oxide near the drain end, thus degrading the turn-off characteristics of the transistor and hence the sub-threshold slope. Further, increase in the groove depth improves the sub-threshold swing of the device. This is due to the fact that as the groove depth increases, the minimum surface potential reduces, thereby improving the sub-threshold swing. The inset shows that the sub-threshold slope degrades as the gate length reduces from 60 nm to 40 nm. The analytical results match well with the simulated results, thereby proving the validity of the model. Thus, the analytical model can be a useful tool to optimize the device parameters in terms of NJD and gate length for enhanced device performance. The analytical expressions of 'V TH ' and 'S' can, thus, be useful for circuit designers to assess the device performance for lowpower analogue circuit applications. 
Design optimization
The present work also provides valuable design insights in the performance of nanoscale GEWE-RC MOSFET and hence serves as a tool to optimize important device and technological parameters in the sub-50 nm regime of operation. Figure 9 shows that the sub-threshold performance is improved by increasing the groove depth. For a device with a higher groove depth, lower substrate doping is required to achieve improved sub-threshold performance as is clear from figure 10 . The results also reflect that in order to achieve better device switching from OFF state to ON state, the analysed device should be designed with a high threshold voltage, thereby providing optimization for high-performance switching applications. Further, figure 10 predicts that a higher substrate doping is required to achieve higher V TH and hence the improved sub-threshold performance. With GEWE-RC MOSFET, sub-threshold swing degrades in comparison to SMG-RC as the groove depth is increased. The subthreshold slope roll-off, however, is more deteriorated in the case of SMG-RC MOSFET. As can be seen from figure 9, | S/ d| = 0.9 for SMG-RC MOSFET and for GEWE-RC MOSFET, | S/ d| = 0.4, thereby exhibiting a higher roll-off deterioration. Figure 9 (inset) shows NJD variation with groove depth for different S/D junction depths. Results indicate that a lower S/D junction depth proves to be beneficial in terms of higher NJD; thus, boosting the corner effects and hence resulting in the punchthrough and DIBL reduction, as is clear from table 1(B). Higher NJD, on the other hand, also increases device's threshold voltage and degrades the driving current due to potential barriers augmentation at the corners with increase in NJD. Thus, careful engineering of S/D junction depths, NJDs and groove depths can achieve an optimal high-performance device design in terms of short channel effect immunity and hot carrier effect immunity. Properly optimized lower-NJD (or lower groove depth) combined with low-substrate doping design can improve the device analogue performance, unlike the case for logic and switching applications where a higher NJD is desired.
Conclusion
The concept of gate electrode work function engineering has been applied to the recessed channel MOSFET structure and the characteristics exhibited by the resulting new GEWE-RC structure has been examined for the first time by developing a two-dimensional threshold voltage model. Applying the constraints of potential and electric field continuity, combined with the boundary conditions at the source and drain boundaries, the surface potential and electric field model are obtained. Further, based on the obtained 2D surface potential, the threshold voltage and sub-threshold swing have been developed. We have demonstrated that the GEWE-RC structure leads to reduced SCEs, hot carrier effects and DIBL as compared to SMG-RC MOSFET. All these features make GEWE-RC MOSFET a prime candidate for future CMOS ULSI chips providing excellent hot carrier immunity and SCEs suppression even in the sub-50 nm regime of device operation and hence providing a high packing density. The present work also provides valuable design guidelines in the performance of nanoscale GEWE-RC MOSFET with optimum N A , V TH , L G and NJD, and hence serves as a tool to optimize important device and technological parameters for 40 nm technology node and beyond.
where L G is the gate length (L G = L G1 + L G2 ) and X jn is the negative junction depth (NJD).
In the GEWE-RC structure, we have two different materials with work functions M1 and M2 , respectively. Thus, the flat-band voltages of two gates would be different and are given as
where Si is the silicon work function and is given by 5) where χ Si is the electron affinity of silicon and E G is the band gap of silicon at 300 K. In the case of GEWE-RC MOSFET as it consists of two metal gates with different work functions, a near abrupt change in metal work function is assumed at the interface of M 1 and M 2 . The assumption of an abrupt change in work function leading to a step function profile is based on various fabrication methods and studies carried out earlier [16-18, 22-25, 32] .
Appendix B
The coefficients δ 11 and δ 22 in (8) and (9) are found by using the boundary conditions of potentials at source and drain ends respectively (as shown in figure 1 ) in (7) and are given as In order to determine the coefficients δ 12 and δ 21 in (7) and (8), we use the boundary conditions: the electric flux and potential are continuous (a) at the surface, i.e., at the interface of SiSiO 2 and (b) at the interface of two metal electrodes. Using these boundary conditions and (7), (8) and (9), we obtain the coefficients δ 12 and δ 21 as
The constant K in (13) is given as
The constants in (3) and (4) (B.7)
